

FIG. 1




FIG. 2




FIG. 3

Host Memory 401				
Block 403	Block 413	Block 423	Block 433	Block 443
Data 405	Data 415	Data 425	Data 435	Data 445
Status Bit 407	Status Bit 417	Status Bit 427	Status Bit 437	Status Bit 447

FIG. 4

Fig. 5A




Fig. 5B




Fig. 5C

501c		503c	
511c		Younger Control Record Information	Older Control Record Information
505c	Control Record ID	0x0	0x1
507c	Interrupt Enable Indicator	0x1	0x0
509c	Slot Valid Indicator	0x1	0x1
		515c	513c

Fig. 5D

501d		503d	
511d		Younger Control Record Information	Older Control Record Information
505d	Control Record ID		0x1
507d	Interrupt Enable Indicator		0x1
509d	Slot Valid Indicator	0x0	0x1
		515d	513d

Fig. 6




Fig. 7

